Archived
This content is available here strictly for research, reference, and/or recordkeeping and as such it may not be fully accessible. If you work or study at University of Kentucky and would like to request an accessible version, please use the SensusAccess Document Converter.
Date Available
8-16-2012
Year of Publication
2007
Document Type
Master's Thesis
Degree Name
Master of Science (MS)
College
Engineering
Department/School/Program
Electrical Engineering
Faculty
Dr. William Dieter
Faculty
Dr. Yuming Zhang
Faculty
Dr. Ruigang Yang
Abstract
Designing hardware to output pixels for light field displays or multi-projector systems is challenging owing to the memory bandwidth and speed of the application. A new technique of hardware that implements ‗anywhere pixel routing‘ was designed earlier at the University of Kentucky. This technique uses hardware to route pixels from input to output based upon a Look up Table (LUT). The initial design suffered from high memory latency due to random accesses to the DDR SDRAM input buffer. This thesis presents a cache design that alleviates the memory latency issue by reducing the number of random SDRAM accesses.
The cache is implemented in the block RAM of a field programmable gate array (FPGA). A number of simulations are conducted to find an efficient cache. It is found that the cache takes only a few kilobits, about 7% of the block RAM and on an average speeds up the memory accesses by 20-30%.
Recommended Citation
Raghunathan, Vijai, "AN EFFECTIVE CACHE FOR THE ANYWHERE PIXEL ROUTER" (2007). Theses and Dissertations--Electrical and Computer Engineering. 8.
https://uknowledge.uky.edu/ece_etds/8
