US Patent Number
A method of testing field programmable gate arrays (FPGAs) includes establishing a first group of programmable logic blocks as test pattern generators or output response analyzers and a second group of programmable logic blocks as blocks under test. This is followed by generating test patterns and comparing outputs of two blocks under test with one output response analyzer. Next is the combining of results of a plurality of output response analyzers utilizing an iterative comparator in order to produce a pass/fail indication. The method also includes the step of reconfiguring each block under test so that each block under test is tested in all possible modes of operation. Further, there follows the step of reversing programming of the groups of programmable logic blocks so that each programmable logic block is configured at least once as a block under test.
Lucent Technologies Inc., Murray Hill, N.J., University of Kentucky Research Foundation, Lexington, Ky.
Abramovici, Miron; Lee, Eric Seng-Kar; and Stroud, Charles Eugene, "Method of Testing and Diagnosing Field Programmable Gate Arrays" (2000). Electrical and Computer Engineering Faculty Patents. 9.