

9-7-2015

Quantitative Analysis of the Density of Trap States at the Semiconductor-Dielectric Interface in Organic Field-Effect Transistors

Peter J. Diemer
Wake Forest University

Zachary A. Lamport
Wake Forest University

Yaochuan Mei
Wake Forest University

Jeremy W. Ward
Wake Forest University

Katelyn P. Goetz
Wake Forest University

See next page for additional authors

Click here to let us know how access to this document benefits you.

Follow this and additional works at: https://uknowledge.uky.edu/chemistry_facpub

 Part of the [Chemistry Commons](#)

Repository Citation

Diemer, Peter J.; Lamport, Zachary A.; Mei, Yaochuan; Ward, Jeremy W.; Goetz, Katelyn P.; Li, Wei; Payne, Marcia M.; Guthold, Martin; Anthony, John E.; and Jurchescu, Oana D., "Quantitative Analysis of the Density of Trap States at the Semiconductor-Dielectric Interface in Organic Field-Effect Transistors" (2015). *Chemistry Faculty Publications*. 69.
https://uknowledge.uky.edu/chemistry_facpub/69

This Article is brought to you for free and open access by the Chemistry at UKnowledge. It has been accepted for inclusion in Chemistry Faculty Publications by an authorized administrator of UKnowledge. For more information, please contact UKnowledge@lsv.uky.edu.

Authors

Peter J. Diemer, Zachary A. Lamport, Yaochuan Mei, Jeremy W. Ward, Katelyn P. Goetz, Wei Li, Marcia M. Payne, Martin Guthold, John E. Anthony, and Oana D. Jurchescu

Quantitative Analysis of the Density of Trap States at the Semiconductor-Dielectric Interface in Organic Field-Effect Transistors**Notes/Citation Information**

Published in *Applied Physics Letters*, v. 107, no. 10, article 103303, p. 1-5.

© 2015 AIP Publishing LLC. This article may be downloaded for personal use only. Any other use requires prior permission of the author and AIP Publishing.

The following article appeared in *Applied Physics Letters*, v. 107, no. 10, article 103303, p. 1-5 and may be found at <http://dx.doi.org/10.1063/1.4930310>.

Digital Object Identifier (DOI)

<http://dx.doi.org/10.1063/1.4930310>

Quantitative analysis of the density of trap states at the semiconductor-dielectric interface in organic field-effect transistors

Peter J. Diemer,¹ Zachary A. Lampert,¹ Yaochuan Mei,¹ Jeremy W. Ward,¹ Katelyn P. Goetz,¹ Wei Li,¹ Marcia M. Payne,² Martin Guthold,¹ John E. Anthony,² and Oana D. Jurchescu¹

¹Department of Physics, Wake Forest University, Winston-Salem, North Carolina 27109, USA

²Department of Chemistry, The University of Kentucky, Lexington, Kentucky 40506, USA

(Received 2 June 2015; accepted 27 August 2015; published online 10 September 2015)

The electrical properties of organic field-effect transistors are governed by the quality of the constituting layers, and the resulting interfaces. We compare the properties of the same organic semiconductor film, 2,8-difluoro-5,11-bis (triethylsilylethynyl) anthradithiophene, with bottom SiO₂ dielectric and top Cytop dielectric and find a 10× increase in charge carrier mobility, from $0.17 \pm 0.19 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ to $1.5 \pm 0.70 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, when the polymer dielectric is used. This results from a significant reduction of the trap density of states in the semiconductor band-gap, and a decrease in the contact resistance. © 2015 AIP Publishing LLC.

[<http://dx.doi.org/10.1063/1.4930310>]

The performance of organic field-effect transistors (OFETs) has improved steadily over the last decade due to the development of new materials, the optimization of electrodes, and transition to novel dielectrics.^{1–4} A large variance in device characteristics can be obtained in OFETs employing the same semiconducting material as a result of changing the deposition method, or even modifying details within the same process, such as the solvent type, the deposition temperature, or the chemistry at the interfaces.^{5–9} This was attributed to film microstructure or material polymorphism.^{7,10} The mobility also responds to the type of dielectric used, with the high-*k* dielectrics causing an increase in the effective mass of the charge carriers due to the formation of Fröhlich polarons.^{5,11} The performance of organic transistors with polymer dielectrics of lower permittivities has displayed a similar trend; in this weak coupling regime, this trend was explained in terms of the broadening of the density of states (DOS) as a result of the energetic disorder caused by static dipoles at the dielectric/semiconductor interface.^{12,13}

The Si/SiO₂ combination has historically been used as a convenient test-bed due to its high availability and robust fabrication protocols, which allow for a quick screening of a large number of compounds and for testing the effectiveness of novel processing methods. Alternative gate dielectrics are gaining popularity due to better mechanical flexibility, relaxed processing parameters, and, in many cases, improved device performance. Cytop dielectric was successfully used in electrostatic gating of both organic-inorganic hybrid materials and organic semiconductors.^{14,15} These OFETs exhibit high mobilities ($\mu = 13.9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for rubrene single crystals), low subthreshold swings ($S = 65 \text{ mV dec}^{-1}$), low operating voltages, and band-like charge transport.^{5,15–17} These properties, however, were significantly inferior in devices of the same organic semiconductors in similar structures, but with other dielectrics. For example, 2,8-difluoro-5,11-bis (triethylsilylethynyl) anthradithiophene (diF-TES

ADT) deposited on fluorinated contacts, or vertically segregated from blends with amorphous semiconducting polymers, typically exhibits mobilities in the order of $10^{-1} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in bottom-gate, bottom-contact (BG-BC) OFETs with SiO₂ dielectric, and greater than $1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in top-gate, bottom-contact (TG-BC) devices with Cytop dielectric.^{18–22} In blends, this was assigned to the high grain boundary conductivity due to polymer intercalation.²¹ This, however, cannot account for the differences consistently observed between the two geometries in the case of neat small-molecule organic semiconductor films. One possible cause for the observed phenomena in this case is the reduced density of trap states afforded at the interfaces with the Cytop dielectric, as proposed by several reports.^{23–25} Nevertheless, all these measurements were performed on different samples, where disentangling the effects arising from differences in the interface properties from those originating from sample-to-sample-variation is challenging. For example, Krellner *et al.* have shown that even for single crystal devices that should nominally be identical, a large difference, of up to two orders of magnitude, in the trap density of states can be detected as a result of sample quality variations.²⁶ In addition, the differences in the device structure may also play a role.^{27,28} Here, we investigate the electrical characteristics of OFETs based on the same organic semiconductor film with SiO₂ and Cytop as bottom- and top-gate dielectrics, respectively (Figure 1(a)). This device structure allows us to characterize the *same* semiconducting film in the two transistor architectures, and to directly compare the two semiconductor/dielectric interfaces and device geometries, thus minimizing the differences arising from sample fabrication and the variability from device to device. We note, however, that the top and bottom semiconductor surfaces are not identical, as we will discuss in detail later. Since poorer performance (i.e., decreased mobility, increased subthreshold swing, and larger threshold voltage (V_{th})) are generally attributed to trapping states, we focused on the trap




FIG. 1. (a) Structure of the devices used in this study: top- and bottom-gate OFET geometry. (b) Drain current (I_D) versus gate voltage (V_{GS}) characteristics measured in the saturation regime ($V_{DS} = -40$ V) and scaled to the areal capacitance of the gate dielectric (device geometry: $L/W = 30/1000$). Transport characteristics measured for the SiO_2 (c) and Cytop (d) devices fabricated on the same diF-TES ADT film.

DOS as one of the essential metrics for comparison. In parallel, we evaluate the contribution of the contact resistance on the measured device properties.

OFET devices were fabricated on the surface of test-beds consisting of a heavily $n++$ doped Si gate electrode with a thermally grown gate dielectric of 200 nm SiO_2 and an array of Ti (5 nm)/Au (45 nm) source-drain contacts defined by photolithography and deposited by e-beam evaporation. The Au electrodes were treated with a pentafluorobenzenethiol (PFBT) self-assembled monolayer (SAM) to improve the microstructure and injection.¹⁸ This was applied by immersing the UV/ozone-cleaned substrate in a 30 mM solution of PFBT in room temperature ethanol for 30 min followed by a 5 min sonication in pure ethanol. The semiconductor diF-TES ADT was then dissolved in chlorobenzene (Sigma Aldrich) to create a 1–2 wt. % solution and spun-cast to form a thin film. The Cytop layer was subsequently deposited by spin-coating in a nitrogen glovebox, and heated at 50 °C overnight in a vacuum oven to create a 1400 nm thick film. Finally, the Al top-gate electrode was thermally evaporated through a slotted shadow mask in order to pattern the gates above the active channel of each OFET. The surface roughness was determined by atomic force microscopy (AFM), with a Nanoscope IIIA (Veeco Instruments). Single crystal devices were fabricated for comparison. Crystals of diF-TES ADT were grown by physical vapor transport and laminated on either a substrate with SiO_2 or Cytop as the bottom-gate dielectric.²⁹

We extracted the mobility, μ , in the saturation regime while applying a drain-source voltage of $V_{DS} = -40$ V using the expression

$$I_D = \frac{W C_i}{L} \frac{\mu}{2} (V_{GS} - V_{th})^2, \quad (1)$$

where I_D is the drain current, W and L are the width and length of the channel, respectively, C_i is the areal capacitance of the dielectric, and V_{GS} is the gate-source voltage. Low-temperature electrical measurements were performed in a

vacuum probe station, in the temperature range 220 K $< T < 300$ K, where no phase-transitions are present.³⁰

Figure 1(b) shows the transfer curves for the devices on the same semiconductor film with Cytop (blue) and SiO_2 (red) as the dielectric. Here, the $I_D^{1/2}$ was scaled by the areal capacitance in order to better compare the corresponding currents ($C_i = 1.30$ nF cm^{-2} for the Cytop dielectric and 17.3 nF cm^{-2} for SiO_2). We found that the Cytop device exhibits a mobility of $\mu_{\text{Cytop}} = 3.14$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$, whereas the SiO_2 device has mobility, $\mu_{\text{SiO}_2} = 0.20$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$. The linear regime mobilities for this film are slightly lower, due to the contact effects, but follow the same trend: $\mu_{\text{Cytop}} = 3.04$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ and $\mu_{\text{SiO}_2} = 0.18$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$. Additionally, $S_{\text{Cytop}} = 0.29$ V dec^{-1} and $V_{th, \text{Cytop}} = 0.35$ V for the OFET with the channel forming at the Cytop interface, whereas the SiO_2 device shows larger values, of $S_{\text{SiO}_2} = 1.5$ V dec^{-1} and $V_{th, \text{SiO}_2} = 0.58$ V. The evolution of the drain current with the drain voltage for different gate voltages for the same devices is shown in Figures 1(c) and 1(d), and these graphs were used for the determination of the contact resistance, as detailed later.

We measured 200 similar devices and the results are presented in Figure 2. The average mobility was estimated to be $\mu_{\text{Cytop, avg}} = 1.5 \pm 0.70$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ for the Cytop FETs and $\mu_{\text{SiO}_2, avg} = 0.17 \pm 0.19$ $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ for the SiO_2 FETs, respectively. These values agree well with those reported in the literature for diF-TES ADT on Cytop and SiO_2 dielectrics with similar configurations.^{18,31}

In order to understand the observed difference in performance, we examined the two interfaces where the transistor channel forms, the diF-TES ADT/Cytop and the diF-TES ADT/ SiO_2 interface. We used Grünwald's method to analyze the trap DOS.^{32,33} By determining the dependence of the drain current on the electric field due to the gate-source voltage in the linear regime ($V_{DS} = -2$ V), the trap DOS was extracted as a function of the energy within the bandgap. This was accomplished by first developing the function for the gate-dependent dielectric/semiconductor interface potential, $V_0 = V_0(U_g)$, by numerically solving the equation below




FIG. 2. Histogram showing the values of saturation mobility measured on 200 diF-TES ADT devices with SiO₂ (red) and Cytop (blue) dielectrics. The average values are indicated in the inset.

$$\exp\left(\frac{eV_0}{kT}\right) - \frac{eV_0}{kT} - 1 = \frac{e}{kT} \frac{\epsilon_i d}{\epsilon_s l \sigma_0} \times \left[U_g \sigma(U_g) - \int_0^{U_g} \sigma(\tilde{U}_g) d\tilde{U}_g \right], \quad (2)$$

where $U_g = |V_{GS} - V_{FB}|$, the field-effect conductivity $\sigma(U_g) = \frac{I_p}{W V_{DS}}$, $\sigma_0 = \sigma(U_g = 0)$, ϵ_i and ϵ_s are the dielectric constants of the insulator and semiconductor, respectively (3.9 for SiO₂, 2.05 for Cytop, and 3 for the diF-TES ADT).^{34,35} V_{FB} is the flat-band voltage which was assumed to be the onset gate voltage of the device, and e , k , and T are the elementary charge, Boltzmann constant, and absolute temperature, respectively. The interface potential versus gate voltage above the flat-band, $V_0 = V_0(U_g)$, for the Cytop and SiO₂ dielectrics are included in Figure SI 1 in the supplementary material.³⁶ The total hole density (p) was calculated from

$$p(V_0) = \frac{\epsilon_0 \epsilon_i^2}{\epsilon_s l^2 e} U_g \left(\frac{dV_0}{dU_g} \right)^{-1}. \quad (3)$$

Finally, the trap DOS was found to be

$$N(E) \approx \frac{1}{e} \frac{dp(V_0)}{dV_0}, \quad (4)$$

in which $E = eV_0$ is the energy relative to the Fermi energy E_F .^{33,37}

In Figure 3(a), we plot the DOS calculated at the organic semiconductor interface with Cytop (blue) and SiO₂ (red) dielectrics. Our data indicates that improvements observed in Cytop-based devices are due to a drastic reduction of the trap density within the band gap of the organic semiconductor. The sub-gap DOS at both interfaces decrease abruptly from the valence band edge and the calculated trap DOS for the top-gate Cytop device is roughly two orders of magnitude lower than that of the bottom gate device of the same active layer using SiO₂ dielectric. This trend was consistent for all devices investigated here (more than 10).²⁵ By modeling each of these curves with an exponential function³⁸

$$N(E) = \frac{N_t}{E_B} \exp\left(-\frac{E}{E_B}\right), \quad (5)$$

where N_t and E_B are the total trap density and characteristic energy decay of the distribution, we found a higher density of both shallow ($N_t = 6 \times 10^{19} \text{ cm}^{-3}$) and deep traps ($N_t = 3 \times 10^{19} \text{ cm}^{-3}$) at the SiO₂ interface, compared to $N_t = 10^{18} \text{ cm}^{-3}$ and $N_t = 6 \times 10^{17} \text{ cm}^{-3}$ for the shallow and deep traps at the Cytop interface. Here, we used one exponential function for the states located at energies within a few kT ($< 100 \text{ meV}$) from the valence band edge—the “shallow traps”—and another exponential for the “deep traps.”³⁹ For both dielectrics, the shallow traps exhibit a steeper decrease ($E_B = 24 \text{ meV}$ for SiO₂ and $E_B = 21 \text{ meV}$ for Cytop), which is followed by a moderate decay for the deep traps ($E_B = 30 \text{ meV}$ for SiO₂ and $E_B = 28 \text{ meV}$ for Cytop). The DOS results are also supported by the increased S and V_{th} at the SiO₂ interface, as well as the temperature dependent electrical measurements, which show a significantly more activated mobility for the SiO₂-gate structure. The activation energy, E_A , was calculated from the Arrhenius plot, and a value of 51.0 meV was obtained for the SiO₂ OFETs, and 16.1 meV of the Cytop-top gate OFET, as seen in Figure 3(b).

The traps at the semiconductor/dielectric interface originate from both the semiconductor and the dielectric layers. When impurities are present in the semiconductor film, they disrupt the pristine crystal lattice and create additional states that may energetically invade the bandgap.³⁵ In addition, structural defects resulting from molecular displacement from the equilibrium position induce local variation in the transfer integral, which also leads to the formation of trap states, with the trap depth and density being directly related with the structural imperfections.^{40,41} The molecular misalignment of the organic molecules assembled in the first layer, at the SiO₂/diF-TES ADT interface, diminishes the electrical performance of the OFETs by increasing the trap density in the semiconductor bandgap.⁴¹ We were able to reduce the interfacial trap density by a factor of two by applying gentle mechanical vibrations during crystal growth, but this method was not used here.⁴¹ The microstrain present in the film is more severe in its first layers, at the interface with the SiO₂ dielectric, where the growth is initiated, and it gradually decreases throughout the film thickness, as the structure becomes more relaxed. Therefore, the DOS originating from molecular sliding is lower at the top-surface, in contact with Cytop, in agreement with our experimental observations. The film roughness is also known to impact the charge transport, with high values lowering mobility by increased charge scattering.^{42,43} We evaluated the roughness at each interface using AFM (see Figure SI 2 in the supplementary material). We found that the oxide surface (Figure SI 2(a)), where the charge transport occurs in the SiO₂/diF-TES ADT devices is quite flat, with an RMS roughness of $\approx 0.2 \text{ nm}$.⁴³ The roughness at the organic semiconductor film surface (Figure SI 2(b)), where the diF-TES ADT/Cytop channel forms, is significantly higher ($\approx 1 \text{ nm}$). Thus, in spite of the increased roughness, the Cytop devices consistently showed superior electrical characteristics, suggesting that other factors play a key role in charge transport in these devices. The nature and structure of the dielectric layer can also




FIG. 3. (a) Trap DOS in diF-TES ADT OFETs with Cytop (blue) and SiO₂ (red) dielectrics. (b) Arrhenius plots for both Cytop (blue triangles) and SiO₂ (red circles) with activation energies, E_a of 16.1 meV and 51.0 meV, respectively.

give rise to trapping sites in the FET channel. SiO₂ surfaces often form bonds with hydroxyl groups which create surface dipoles. These surface states have been shown to be charge trapping centers for electrons.⁴⁴ In contrast, Cytop is both chemically inert and highly hydrophobic due to its fluorination, which helps reduce contaminants that may otherwise migrate to the semiconductor/dielectric interface.

In the following, we evaluate the impact of the device geometry on the observed performance differences. The structures in which the contacts are deposited on the opposite side of the dielectric/semiconductor interface (i.e., bottom-gate with top-contacts or top-gate with bottom-contacts) are expected to yield higher performance as a result of lower contact resistance characteristic to this architecture.⁴⁵ Indeed, we calculated the contact resistance in our devices using the gated transmission line method (TLM)⁴⁵ and found that the top-gate, Cytop device, displays a contact resistance of $R_c = 45 \Omega\text{m}$, compared to $R_c = 177 \Omega\text{m}$ for the bottom-gate, SiO₂ device (both measurements were performed at $V_{GS} = -60 \text{ V}$). The mobilities corrected for the contact resistance for the device in Figure 1 are: $\mu_{\text{Cytop,c}} = 3.9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and $\mu_{\text{SiO}_2,\text{c}} = 0.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for the linear regime and $\mu_{\text{Cytop,c}} = 3.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and $\mu_{\text{SiO}_2,\text{c}} = 0.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for saturation.^{27,28} When comparing the corrected mobilities, it can be observed that the differences are mitigated, confirming the fact that the contact resistance is an important factor in the observed discrepancies between the top and bottom-gate devices. Unfortunately, because of challenges related to processing, the complementary thin-film FET structures, with top SiO₂ and/or bottom Cytop gate were impossible to fabricate. In order to separate the interface and contact effects, we tested single crystal devices on identical bottom-gate, bottom-contact structures, with both dielectrics. The interface potential versus gate voltage above the flat-band, $V_0 = V_0(U_g)$, for representative devices are included in Figure SI 3 in the supplementary material.³⁶ We measured 10 devices for each type of structure and found that the trap DOS of the bottom contact, single crystal devices is about two orders of magnitude lower for the devices with the Cytop dielectric when compared with the SiO₂ devices. These results are in agreement with the previous reports on single crystal devices. We note, however, that in these devices the surface of the crystals is similar in both type of samples, as the crystals are grown *ex-situ* and laminated over the transistor structures, as opposed to the thin-film samples, where the molecular packing and roughness may vary, as described above. In addition, these measurements were prone

to variations due to different crystal qualities and anisotropy. Nevertheless, the results support our claim that the source of the improvement observed in Cytop devices cannot be explained in terms of device geometry alone and that the phenomena taking place at the semiconductor/dielectric interfaces play a key role in the resulting device characteristics.

In summary, we fabricated diF-TES ADT thin-film transistors with average mobilities of $1.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in the bottom-contact, top-gate configuration, with Cytop dielectric, and $0.17 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in the bottom-contact, bottom-gate architecture, with SiO₂ dielectric. We showed that the Cytop OFETs outperform those made with SiO₂ due to a lowering of the trap DOS at the dielectric/organic semiconductor interface and reduction in the contact resistance. Since we fabricated the test devices such that the same semiconducting layer of diF-TES ADT is shared for both dielectrics, we conclude that the major source of additional induced traps originates from the surface states at the SiO₂ interface. In addition, the structural imperfections due to molecular misalignment at this interface induced during film growth can give rise to additional trapping sites.

Work at WFU was supported by the National Science Foundation grants ECCS-1254757 and ECCS-1338012. Synthesis of organic semiconductors at the UK is supported by the National Science Foundation (CMMI-1255494).

- ¹J. W. Ward, Z. A. Lamport, and O. D. Jurchescu, *ChemPhysChem* **16**, 1118 (2015).
- ²H. Klauk, *Chem. Soc. Rev.* **39**, 2643 (2010).
- ³A. C. Arias, J. D. MacKenzie, I. McCulloch, J. Rivnay, and A. Salleo, *Chem. Rev.* **110**, 3 (2010).
- ⁴A. Teichler, J. Perelaer, and U. S. Schubert, *J. Mater. Chem. C* **1**, 1910 (2013).
- ⁵I. N. Hulea, S. Fratini, H. Xie, C. L. Mulder, N. N. Iossad, G. Rastelli, S. Ciuchi, and A. F. Morpurgo, *Nat. Mater.* **5**, 982 (2006).
- ⁶C. S. Kim, S. Lee, E. D. Gomez, J. E. Anthony, and Y.-L. Loo, *Appl. Phys. Lett.* **93**, 103302 (2008).
- ⁷J. Chen, M. Shao, K. Xiao, A. J. Rondinone, Y.-L. Loo, P. R. C. Kent, B. G. Sumpter, D. Li, J. K. Keum, P. J. Diemer, J. E. Anthony, O. D. Jurchescu, and J. Huang, *Nanoscale* **6**, 449 (2014).
- ⁸C. D. Sheraw, T. N. Jackson, D. L. Eaton, and J. E. Anthony, *Adv. Mater.* **15**, 2009 (2003).
- ⁹H. A. Beceril, M. E. Roberts, Z. Liu, J. Locklin, and Z. Bao, *Adv. Mater.* **20**, 2588 (2008).
- ¹⁰L. A. Stevens, K. P. Goetz, A. Fonari, Y. Shu, R. M. Williamson, J.-L. Brédas, V. Coropceanu, O. D. Jurchescu, and G. E. Collis, *Chem. Mater.* **27**, 112 (2015).
- ¹¹A. Laudari and S. Guha, *J. Appl. Phys.* **117**, 105501 (2015).
- ¹²J. Veres, S. D. Ogier, S. W. Leeming, and D. C. Cupertino, *Adv. Funct. Mater.* **13**, 199 (2003).

- ¹³T. Richards, M. Bird, and H. Sirringhaus, *J. Chem. Phys.* **128**, 234905 (2008).
- ¹⁴Y. Mei, C. Zhang, Z. V. Vardeny, and O. D. Jurchescu, *MRS Commun.* **5**, 297 (2015).
- ¹⁵B. Blülle, R. Häusermann, and B. Batlogg, *Phys. Rev. Appl.* **1**, 034006 (2014).
- ¹⁶C. Liu, Y. Xu, Y. Li, W. Scheideler, T. Minari, and L. Neel, *J. Phys. Chem. C* **117**, 12337 (2013).
- ¹⁷T. Sakanoue and H. Sirringhaus, *Nat. Materials* **9**, 736–740 (2010).
- ¹⁸J. W. Ward, M. A. Loth, R. J. Kline, M. Coll, C. Ocal, J. E. Anthony, and O. D. Jurchescu, *J. Mater. Chem.* **22**, 19047 (2012).
- ¹⁹C.-H. Kim, H. Hlaing, J.-A. Hong, J.-H. Kim, Y. Park, M. M. Payne, J. E. Anthony, Y. Bonnassieux, G. Horowitz, and I. Kymissis, *Adv. Mater. Interfaces* **2**, 1400384 (2015).
- ²⁰R. Hamilton, J. Smith, S. Ogier, M. Heeney, J. E. Anthony, I. McCulloch, J. Veres, D. D. C. Bradley, and T. D. Anthopoulos, *Adv. Mater.* **21**, 1166 (2009).
- ²¹S. Hunter and T. D. Anthopoulos, *Adv. Mater.* **25**, 4320 (2013).
- ²²S. Hunter, J. W. Ward, M. M. Payne, J. E. Anthony, O. D. Jurchescu, and T. D. Anthopoulos, *Appl. Phys. Lett.* **106**, 223304 (2015).
- ²³R. Häusermann and B. Batlogg, *Appl. Phys. Lett.* **99**, 083303 (2011).
- ²⁴K. Willa, R. Häusermann, T. Mathis, A. Facchetti, Z. Chen, and B. Batlogg, *J. Appl. Phys.* **113**, 133707 (2013).
- ²⁵W. L. Kalb, S. Haas, C. Krellner, T. Mathis, and B. Batlogg, *Phys. Rev. B* **81**, 155315 (2010).
- ²⁶C. Krellner, S. Haas, C. Goldmann, K. P. Pernstich, D. J. Gundlach, and B. Batlogg, *Phys. Rev. B* **75**, 245115 (2007).
- ²⁷M. Marinkovic, D. Belaineh, V. Wagner, and D. Knipp, *Adv. Mater.* **24**, 4005 (2012).
- ²⁸A. Benor and D. Knipp, *Org. Electron.* **9**, 209 (2008).
- ²⁹D. Lehnerr, A. R. Waterloo, K. P. Goetz, M. M. Payne, F. Hampel, J. E. Anthony, O. D. Jurchescu, and R. R. Tykewski, *Org. Lett.* **14**, 3660 (2012).
- ³⁰J. W. Ward, K. P. Goetz, A. Obaid, M. M. Payne, P. J. Diemer, C. S. Day, J. E. Anthony, and O. D. Jurchescu, *Appl. Phys. Lett.* **105**, 083305 (2014).
- ³¹S. Hunter, J. Chen, and T. D. Anthopoulos, *Adv. Funct. Mater.* **24**, 5969 (2014).
- ³²M. Grünewald, P. Thomas, and D. Würtz, *Phys. Status Solidi* **100**, K139 (1980).
- ³³W. L. Kalb, F. Meier, K. Mattenberger, and B. Batlogg, *Phys. Rev. B* **76**, 184112 (2007).
- ³⁴AGC Chemicals, Asahi Glass Co., Ltd. Tokyo, Japan, Cytop Amorphous Fluoropolymer, 2009.
- ³⁵O. D. Jurchescu, J. Baas, and T. T. M. Palstra, *Appl. Phys. Lett.* **84**, 3061 (2004).
- ³⁶See supplemental material at <http://dx.doi.org/10.1063/1.4930310> for the dependence of the interface potential versus the gate voltage and the AFM images.
- ³⁷W. L. Kalb and B. Batlogg, *Phys. Rev. B* **81**, 035327 (2010).
- ³⁸A. Salleo, in *Organic Electron* (Wiley-VCH Verlag GmbH & Co. KGaA, 2013), pp. 341–380.
- ³⁹V. Podzorov, E. Menard, A. Borissov, V. Kiryukhin, J. A. Rogers, and M. E. Gershenson, *Phys. Rev. Lett.* **93**, 086602 (2004).
- ⁴⁰J. H. Kang, D. da Silva Filho, J.-L. Bredas, and X.-Y. Zhu, *Appl. Phys. Lett.* **86**, 152115 (2005).
- ⁴¹P. J. Diemer, C. R. Lyle, Y. Mei, C. Sutton, M. M. Payne, J. E. Anthony, V. Coropceanu, J. L. Brédas, and O. D. Jurchescu, *Adv. Mater.* **25**, 6956 (2013).
- ⁴²H. Sirringhaus, *Adv. Mater.* **17**, 2411 (2005).
- ⁴³Y. Jung, R. Joseph Kline, D. A. Fischer, R. J. Kline, M. Heeney, L. McCulloch, and D. M. DeLongchamp, *Adv. Funct. Mater.* **18**, 742 (2008).
- ⁴⁴L. Chua, J. Zaumseil, J. Chang, E. C.-W. Ou, P. K.-H. Ho, H. Sirringhaus, and R. H. Friend, *Nature* **434**, 194 (2005).
- ⁴⁵S. M. Baier, M. S. Shur, K. Lee, J. Cirillo, N. C. and S. A. Hanka, *IEEE Trans. Electron Devices* **32**, 2824 (1985).